Talk to an engineer
ServicesHow we workDesign flowInsightsAboutCareersTalk to an engineer

Power Ground Grid Insertion

The step of power ground grid insertion is also known as stripegen. There are mainly four things we do during the stripegen step.

Swasti PujariAssociate Director, Backend Engineering
Published
Updated
Read time
1 min
  • Floorplan
  • Physical Design

Power Ground Grid Insertion#

  • The step of power-ground grid insertion is also known as stripegen. There are mainly four things we do during the stripegen step:
    • Add Ring
    • Add Stripe
    • Create special route
    • Add VIAs

 

  • PG ring and stripes connection is made as per power and ground requirement.

 

  • Stripes with different pitch, width, offset and layer are inserted in defined power domains.

 

  • Define the global power and ground nets and create the power structure that corresponds to the global nets.

 

  • Special route happens on M0 or M1 followed by end of rows.

 

  • After the stripes insertion, VIAs are dropped to connect to lower metal layers.

Written by

Swasti Pujari

Associate Director, Backend Engineering at CoreIC Technologies, with 15+ years in VLSI Physical Design and backend engineering. Previously Practice Head at UST Global, leading Physical Design, STA, EMIR, DFT, and Physical Verification. Delivered 3nm, 6nm and 7nm projects for AMD, Intel, and Microchip, and published IEEE research on hybrid AI-EDA floorplanning.

LinkedInMore about Swasti

Keep learning: Floorplan

Physical Design

IR Drop Analysis in VLSI: Static vs Dynamic IR Drop, Timing Impact and Fixes

IR drop analysis in VLSI explained for physical design engineers: where supply and ground drop come from, static vs dynamic IR drop, vectorless and vector-based analysis, how IR drop affects setup and hold, and how to debug and fix hotspots, with illustrative examples, a flowchart and interview Q&As.

Physical Design

Crosstalk in VLSI: Glitch Noise, Delta Delay, Timing Windows and Fixes

How crosstalk works in VLSI physical design: coupling capacitance between aggressor and victim nets, rise/fall glitches and overshoot/undershoot, delta delay and its effect on setup and hold, timing windows in SI-aware STA, and practical fixes, with illustrative examples, a debugging flowchart and interview Q&As.

Physical Design

Time Budgeting in VLSI: Block-Level Constraints for Hierarchical Timing Closure

How time budgeting splits the timing of paths that cross block boundaries in a hierarchical design: input and output delays in block SDC, ways to divide slack, clocks, exceptions and hold budgets, and how to debug and re-budget interface violations, with illustrative examples, a flowchart and interview Q&As.