Skip to content
No results
  • Contact Us
  • Forgot Password
  • Forum
  • HomePage
  • Job Dashboard
  • Jobs
  • Post a Job
  • Registration
  • VLSI – Physical Design
  • VLSI Course – Experienced
  • VLSI Course – Freshers
iVLSI
  • Synthesis
    • Synthesis Overview and Inputs
    • Types of Synthesis
    • Physical Synthesis
    • RTL Quality Effect on Synthesis
  • Physical Design
    • Physical Design Flow
    • Physical Design Inputs
      • Physical Design Inputs
      • Synthesized Netlist
      • Design Exchange Format (DEF)
      • Physical Library (LEF)
      • Timing Library (.lib)
      • Standard Design Constraints (.sdc)
      • Unified Power Format (.upf)
    • Floorplan
      • Floorplan Overview
      • Macros
      • Macro Placement Guidelines
      • Floorplan Module Constraints
      • Blockages
      • Decap Cells
      • AON Cells
      • TIE Cells in VLSI
      • Isolation Cells
      • Retention Flops
      • Level Shifter Cells
      • Boundary Cap Cells/End Caps
      • Tap Cells
      • Power Switch Cells
      • PG Grid Insertion
      • Pin & Power Mux Placement
    • Placement
      • Placement Overview
      • Pre Placement Sanity Checks
      • Global Placement
      • Refine & Detailed Placement
      • Scan Chain Reordering
      • Placement Optimization
      • Congestion
      • Performance (Timing)
      • Power
    • Clock Tree Synthesis (CTS)
      • CTS Overview
      • CTS Spec File
      • Useful Skew
      • Duty Cycle & Pulse Width
      • ICG Cell & Related Concepts
      • Signal Integrity & Crosstalk
    • Routing
      • Routing Overview
      • Metal Layers
      • Pitch, Spacing & Offset
      • VIAs
  • Scripting
    • SHELL Scripting
      • Basic Linux Commands
      • GREP Commands
      • AWK Commands
      • SED Commands
      • GVIM Commands
    • TCL Scripting
      • Basics of TCL
      • Decision in TCL
      • LOOPS in TCL
      • ARRAY in TCL
      • String in TCL
      • List in TCL
      • Procedure in TCL
      • File IO in TCL
      • Regular Expressions in TCL
      • Practical Exposure to writing TCL with examples
    • PERL Scripting
  • Interview QA
    • Floorplan Q n A
    • Placement Q n A
    • CTS Q n A
    • Routing Q n A
  • Jobs
  • Forum
  • News
iVLSI

Chipmaker Intel begins informing customers of price hike plans for a wide range of products

chipmaker-intel-begins-informing-customers-of-price-hike-plans-for-a-wide- range-of-products
  • Admin
  • July 22, 2022

STMicroelectronics and GlobalFoundries aim to advance FD-SOI ecosystem with new 300mm manufacturing facility in France

stmicroelectronics-and-globalfoundries-aim-to-advance-FD-SOI-ecosystem-with-new-300mm-manufacturing-facility-in-france
  • Admin
  • July 20, 2022

Robert Bosch wants to spend $3 billion to strengthen European chip supply

robert-bosch-wants-to-spend-$3-billion-to-strengthen-european-chip-supply
  • Admin
  • July 19, 2022

Intel builds eight-channel wavelength-division multiplexed laser array on silicon

intel-builds-eight-channel-wavelength-division-multiplexed-laser-array-on-silicon
  • Admin
  • July 3, 2022

Qualcomm shares surge after analysts predict Apple will use its modems in iPhones in 2023

qualcomm-shares-surge-after-analysts-predict-Apple-will-use-its-modems-in-iPhones-in-2023
  • Admin
  • July 1, 2022

Samsung starts chip production using 3nm process technology

samsung-starts-chip-production-using-3nm-process-technology
  • Admin
  • June 30, 2022

Global Foundries and ST Microelectronics in talks to set up chip factory in France

GlobalFoundries-STMicroelectronics-in-talks-to-setup-chip-factory-in-France
  • Admin
  • June 20, 2022

Intel and TSMC express interest in building chip factories in India

Intel-and-TSMC-express-interest-in-building-chip-factories-in-India
  • Admin
  • May 10, 2022

Intel partners hail new U.S. chip fabrication facility

Intel-partners-hail-new-US-chip-fabrication-facility
  • Admin
  • May 8, 2022
1 2 3 4 … 14
Next

Copyright © 2023 - iVLSI Technologies