Talk to an engineer
ServicesHow we workDesign flowInsightsAboutCareersTalk to an engineer

Pitch, Spacing & Offset

The distance between the center to center of the metal is called as pitch.

Swasti PujariAssociate Director, Backend Engineering
Published
Updated
Read time
1 min
  • Physical Design
  • Routing

Pitch

The distance between the center to center of the metal is called as pitch. In the below picture, B is pitch.

Spacing

Spacing is the distance between the edge to edge metal layers. The distance A is spacing in below picture.

Figure 1. Pitch & Spacing in VLSI

Offset

Offset is the distance between the core and first metal layer. In below picture, C is offset.

Figure 2. Offset in VLSI

Written by

Swasti Pujari

Associate Director, Backend Engineering at CoreIC Technologies, with 15+ years in VLSI Physical Design and backend engineering. Previously Practice Head at UST Global, leading Physical Design, STA, EMIR, DFT, and Physical Verification. Delivered 3nm, 6nm and 7nm projects for AMD, Intel, and Microchip, and published IEEE research on hybrid AI-EDA floorplanning.

LinkedInMore about Swasti

Keep learning: Physical Design

Physical Design

IR Drop Analysis in VLSI: Static vs Dynamic IR Drop, Timing Impact and Fixes

IR drop analysis in VLSI explained for physical design engineers: where supply and ground drop come from, static vs dynamic IR drop, vectorless and vector-based analysis, how IR drop affects setup and hold, and how to debug and fix hotspots, with illustrative examples, a flowchart and interview Q&As.

Physical Design

Crosstalk in VLSI: Glitch Noise, Delta Delay, Timing Windows and Fixes

How crosstalk works in VLSI physical design: coupling capacitance between aggressor and victim nets, rise/fall glitches and overshoot/undershoot, delta delay and its effect on setup and hold, timing windows in SI-aware STA, and practical fixes, with illustrative examples, a debugging flowchart and interview Q&As.

Physical Design

Time Budgeting in VLSI: Block-Level Constraints for Hierarchical Timing Closure

How time budgeting splits the timing of paths that cross block boundaries in a hierarchical design: input and output delays in block SDC, ways to divide slack, clocks, exceptions and hold budgets, and how to debug and re-budget interface violations, with illustrative examples, a flowchart and interview Q&As.